Aziz SM, Ahmed I. Easily Testable Array Multiplier Design Using VHDL. MJCS [Internet]. 1998 Dec. 1 [cited 2024 Dec. 23];11(2):1-7. Available from: https://sare.um.edu.my/index.php/MJCS/article/view/5722